

1 **ABSTRACT OF THE DISCLOSURE**

2 Methods of forming capacitors, methods of forming capacitor-over-
3 bit line memory circuitry, and related integrated circuitry constructions
4 are described. In one embodiment, a capacitor storage node is formed
5 having an uppermost surface and an overlying insulative material over
6 the uppermost surface. Subsequently, a capacitor dielectric functioning
7 region is formed discrete from the overlying insulative material operably
8 proximate at least a portion of the capacitor storage node. A cell
9 electrode layer is formed over the capacitor dielectric functioning region
10 and the overlying insulative material. In another embodiment, a
11 capacitor storage node is formed having an uppermost surface and a side
12 surface joined therewith. A protective cap is formed over the uppermost
13 surface and a capacitor dielectric layer is formed over the side surface
14 and protective cap. A cell electrode layer is formed over the side
15 surface of the capacitor storage node. In yet another embodiment, a
16 plurality of capacitor storage nodes are formed arranged in columns. A
17 common cell electrode layer is formed over the plurality of capacitor
18 storage nodes. Cell electrode layer material is removed from between
19 the columns and isolates individual cell electrodes over individual
20 respective capacitor storage nodes. After the removing of the cell
21 electrode layer material, conductive material is formed over portions of
22 remaining cell electrode material thereby placing some of the individual
23 cell electrodes into electrical communication with one another.